CLICK HERE FOR UNIT 3 TEST BOOK
CLICK HERE FOR UNIT 3 NOTES
CLICK HERE TO FOLLOW MY BLOG
mid-2 imp questions:
|
Design and implement 6T (or) 8T CMOS D flip-flop
with neat diagram with operation. |
Design
NOR & NAND based JK latch using static
CMOS logic with circuit diagram. |
Working as Assistant Professor in Dept of ECE, Sir Crreddy College of Engg.
Present doing my research in MEMS at KLU.
https://scholar.google.com/citations?user=8ke1xVQAAAAJ&hl=en
̅ What is a bistable element? Design bistable device with the help of CMOS inverters and also discuss transient analysis . Design a...
No comments:
Post a Comment